

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6







Fig. 6








Fig. 7


PIXEL A



PIXEL F



PIXEL I



2025 RELEASE UNDER E.O. 14176


[illegible]

Fig. 9




Fig. 10




Fig. 11




Fig. 13







Fig. 12




Fig. 13







Fig. 14


PIXEL A



PIXEL E



PIXEL C



2025 RELEASE UNDER E.O. 14176

Fig. 15





Fig. 16




Fig. 17




Fig. 18.







Fig. 18





Fig. 19




Fig. 20




Fig. 21




Fig. 22








Fig. 22







Fig. 23




Fig. 24




Fig. 25




Fig. 26






FIG. 26

Fig. 27



US 2013/0121112 A1

Fig. 28




Fig. 29




Fig. 30




Fig. 31




Fig. 32




Fig. 33




Fig. 33




Fig. 34





Fig. 35 (A)


$f = 5\text{KHz}$



— 15V
INPUT
— 0V
— 15V
OUTPUT
— 0V

Fig. 35 (B)


$f = 50\text{KHz}$



— 15V
INPUT
— 0V
— 15V
OUTPUT
— 0V

Fig. 35 (C)


$f = 500 \text{ kHz}$



15V
INPUT
0V
15V
OUTPUT
0V

Fig. 35 (D)


$f = 1 \text{ MHz}$




15V
INPUT
0V
15V
OUTPUT
0V

Fig. 36


(A)



(B)



(C)



(D)






Fig. 36

(E)



(F)



(G)




Fig. 37




Fig. 38

